Abstract-In this paper, a technique and method is techniques to alleviate the clock jitter effects [3] , [7]. presented to suppress the effect of clock-jitter in In this paper, a technique is exposed that suppresses continuous-time delta-sigma modulators with switchedthe effects of clock-jitter in the switched-current (SI) (SSI) DAC is presented in section three followed by simulation results, evaluations and conclusions.
presented followed by circuit-level simulations. The to the other techniques, applying the proposed proposed approach which is a switched-current type of technique to the CT modulators' feedback does not digital to analogue conversion is fully compatible with impose any power consumption increase in the CMOS processes and multi-bit operations which are modulator (integrators) and is fully compatible with widely used in high speed applications. Moreover, having
Switched-Current (SI) multi-bit DACs which are a pulse-shaped output signal does not introduce extra widely used in high speed applications. to-analogue converter in its feedback was used for circuitSwitched-Capacitor (SC) and Sine (SIN) structures is level simulations. Results proved the robustness of the discussed. The proposed Switched-Shaped-Current technique in suppressing the clock-jitter effects.
(SSI) DAC is presented in section three followed by simulation results, evaluations and conclusions. INTRODUCTION The demands for high-speed, low-power analog to Fig. 1(b [3] , using an SC DAC instead of an SI one for Fig. l(d) . As seen in Fig. l(d) , the clock transition acts CT modulators has been proposed to reduce the effects when the DAC output is almost minimum and hence of clock jitter followed by some reported studies in [4] , the time jitter in the clock signal causes a small charge [5] . it is discharged to the resistor. This function produces (3) while it has a reasonable amplitude, the most part of its and (4) shows the improvement of the jitter charge has been fed back to the modulator at the time insensitivity of this structure. Fig. 1(e) . As a simple region, MI is still in the saturation region. The time explanation of the SSI technique, shown in Fig. 2(a) Fig. 2(b Fig. 1(e) ). If the output signal goes
II. DEPENDENCY OF THE CLOCK-JITTER EFFECTS
The circuit works in the following regions as shown down too early, although the clock jitter has a minimal in Fig. 2(c): effect, the output signal's amplitude (IP-SSI in Fig. l(e (Fig. 2(b) Fig. 2(b Nov. 2002. this technique improves the output SNDR by more than 40dB from 45dB for the modulator with a conventional
